HD6303Y, HD63A03Y, HD63B03Y, HD63C03Y CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

. FEATURES

- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM
- 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer Input Capture Register × 1 Free Running Counter × 1 Output Compare Register × 2
- 8-Bit Reloadable Timer
 - External Event Counter Square Wave Generation
- Serial Communication Interface (SCI)

Asynchronous Mode (8 Transmit Formats, Hardware Parity)
Clocked Synchronous Mode

- Memory Ready
 - 3 Kinds of Memory Ready
- Halt
- Error Detection
 - (Address Error, Op-code Error)
- Interrupt External 3, Internal 7
- Maximum 65k Bytes Address Space
- Low Power Dissipation Mode Sleep Mode


Standby Mode (Hardware Standby, Software Standby)

- Minimum Instruction Execution Time $-0.5\mu s$ (f = 2MHz)
- Wide Range of Operation

 $V_{CC}=3$ to 5.5V (f=0.1 to 0.5MHz) $V_{CC}=5V\pm10\%$ (f=0.1 to 1.0MHz : HD6303Y f=0.1 to 1.5MHz : HD63A03Y f=0.1 to 2.0MHz : HD63B03Y f=0.1 to 3.0MHz ; HD63C03Y

■ PROGRAM DEVELOPMENT SUPPORT TOOLS

- Cross assembler and C compiler software for IBM PCs and compatibles
- In circuit emulator for use with IBM PCs and compatibles







Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

■ PIN ARRANGEMENT

 HD6303YP, HD63A03YP, HD63B03YP, HD63C03YP



 HD6303YF, HD63A03YF, HD63B03YF, HD63C03YF




 HD6303YCP, HD63A03YCP, HD63B03YCP, HD63C03YCP

(Top View)

P20 [0]
P21 [1]
P22 [1]
P23 [1]
P23 [1]
P24 [1]
P25 [0]
P25 [0]
P26 [0]
P27 [1]
P28 [0]
P28 [0]
P28 [0]
P29 [0]
P29 [0]
P21 [1]
P22 [0]
P22 [0]
P23 [0]
P24 [0]
P25 [0]
P25 [0]
P26 [0]
P27 [0]
P28 [0]
P28 [0]
P28 [0]
P28 [0]
P29 [0

(Top View)


 HD6303YH, HD63A03YH, HD63B03YH, HD63C03YH



OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

BLOCK DIAGRAM



(1) HITACHI

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3~+7.0	٧
Input Voltage	V _{in}	-0.3~V _{cc} +0.3	v
Operating Temperature	Toor	-20~+75	*c
Storage Temperature	T _{stg}	-55~+150	*C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend V_{in} , V_{out} : $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V_{CC} = 5.0V ± 10%, V_{SS} = 0V, T_a = -20°C ~ +75°C, unless otherwise noted.)

Ite	m	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY			V _{CC} -0.5			
nput "High" Voltage	EXTAL	V _{BH}		V _{CC} ×0.7	-	+0.3	٧
	Other Inputs			2.0	-		
nput "Low" Voltage	All Inputs	VIL	NOR VERNEL SOUND	-0.3	-	0.8***	٧
Input Leakage Current	NMI, RES, STBY, MP ₀ , MP ₁	I _{in}	V _{in} = 0.5~V _{CC} -0.5V	-	-	1.0	μΑ
Three State Leakage Current	A ₀ ~A ₁₅ , D ₀ ~D ₇ , RD, WR, R/W, Ports 2, 5, 6	I _{TSI}	$V_{in} = 0.5 \sim V_{CC} - 0.5V$			1.0	μΑ
			$I_{OH} = -200 \mu A$	2.4	-		٧
Output "High" Voltage	All Outputs	VOH	$I_{OH} = -10\mu A$	V _{cc} -0.7	122	_	٧
Output "Low" Voltage	All Outputs	Vol	l _{OL} = 1.6mA] <u>-</u>	-	0.4	٧
Derlington Drive Current	Ports 2, 6	— I _{ОН}	V _{out} = 1.5V	1.0	-	10.0	mA
Input Capacitance	All Inputs	C _{in}	V _{in} = 0V, f = 1MHz, Ta = 25°C	-	2 — 0	12.5	pF
Standby Current	Non Operation	ISTB		-	3.0	15.0	μΑ
			Sleeping (f=1MHz**)	-	1.5	3.0	mA
		ISLP	Sleeping (f=1.5MHz**)	V=	2.3	4.5	mA
			Sleeping (f=2MHz**)**	_	3.0	6.0	mA
			Steeping (f=3 MHz)	120	4.5	9.0	mA
Current Dissipation*			Operating (f=1MHz**)	-	7.0	10.0	mA
		l _{cc}	Operating (f=1.5MHz**)	-	10.5	15.0	mA
			Operating (f=2MHz**)**	-	14.0	20.0	mA
			Operating (f=3 MHz)	-	21.0	30.0	mΑ
RAM Standby Voltage		VRAM		2.0	_	-	V

V_M min = V_{CC} - 1.0V, V_M max = 0.8V (All output terminals are at no load.)

Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at X MHz operation are decided according to the following formula:

typ. value (f = X MHz) = typ. value (f = 1 MHz) × X

max. value (f = X MHz) = max. value (f = 1 MHz) × X

hosts the electric and connection)

(both the sleeping and operating)

*** SCLK 0.6V (-20°C~0°C)

(1) HITACHI

\bullet AC CHARACTERISTICS (V_{CC} = 5.0V \pm 10%, V_{SS} = 0V, T_B = -20 \sim +75°C, unless otherwise noted.)

BUS TIMING

Item		Symbol	Test	Н	D6301	Y0	нс	063A01	YO	HI	D63B01	YO	HC	63C01	Y0	
nem	200000-00-V	Symbol	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	Uni
Cycle Time		t _{cyc}		1	-	10	0.666	_	10	0.5		10	0.333		10	μS
Enable Rise Time		t _{Er}		_		25	-	<u> </u>	25	-	-	25	-		20	ns
Enable Fall Time	=881/88	t _{E1}	1	-	-	25	-		25	-		25	_	_	20	ns
Enable Pulse Width "High	"Level"	PWEH		450	-		300		-	220	_	_	140	_	_	ns
Enable Pulse Width "Low	" Level*	PW _{EL}	1	450	-	82—8	300	2-2		220		7 <u>—</u> 8	140		-	ns
Address, R/W Delay Time	•	t _{AD}			-	250			190		_	160		_	120	ns
Data Delay Time	Write	loow	1	-	-	200	_	_	160	_		120	_	8-6	100	ns
Data Set-up Time	Read	tosa	1	80	_		70	-	_	60		1-	50		_	ns
Address, R/W Hold Time*	V	t _{AH1}		80			50	_	_	40	-	-	20		1,	ns
Data Hold Time	Write*	t _{HW1}	Fig. 1	80	_	-	50	33-2	-	40		-	20	-	_	ns
RD, WR Address Hold Tim	ne'	!AH2	1	70	_	-	50	88-0	T -	40	_		20			ns
RD, WR Data Hold Time*	0-1000-00	t _{HW2}	1	70		3-1	50	_		40			20		!	ns
Data Hold Time	Read	t _{HB}	į.	0	64.5	_	0	_		0		-	0		_	ns
RD, WR Pulse Width*		PWRW	3	450	-	_	300			220	-	_	140		_	ns
RD, WA Delay Time		t _{BWD}	1	_	() ()	40	_		40	_	_	40	_		40	ns
RD, WR Hold Time		t _{HRW}	1	-	-	20	-	_	20			20	_	_	20	ns
LIR Delay Time	\$000 i	IDLR	1	_	_	200	_		160	_	_	120	_		80	ns
LIR Hold Time	7.0-	I _{HLR}	1	10	-		10		-	10	-	_	5			ns
Peripheral Read Access Ti	ime	TACC		_	(3 44 8)	_	_	_	-	_	_	_	180			ns
MR Set-up Time*		ISLR		400	_	_	280	_	_	230	24-20	_	170			ns
MR Hold Time*	Mary 1	tHMB	Fig. 2	_	_	100	_	-	70			50	_		25	ns
E Clock Pulse Width at MF	3	PWEMR		_	_	9		2 23	9	_		9	_	_	9	μS
Processor Control Set-up	Time	^t PCS	Fig. 3, 13, 14	200	-	_	200		_	200	_	_	100	_		ns
Processor Control Rise Tir	ne	t _{PCr}	020 02000	-	_	100		_	100	_	-	100		-	50	ns
Processor Control Fail Tim	e	t _{PC1}	Fig. 2, 3	-	-	100	-	-	100	_		100		_	50	ns
BA Delay Time		t _{BA}	Fig. 3	-		250	-	52 <u>—</u> 11	190	_		160			120	ns
Oscillator Stabilization Tim	ie	t _{RC}	Fig. 14	20			20	-	_	20		_	20	_		ms
Reset Pulse Width	20.000	PWRST		3			3	_		3		_	3		_	t _{cyc}

^{*}These timings change in approximate proportion to t_{cyc}. The figures in this characteristics represent those when t_{cyc} is minimum (= in the highest speed operation).

Peripheral Port Timing


Item		Symbol	Test	۲	D630	3 Y	н	D63A	03 Y	Н	D6380	3Y	Н	D63C	03 Y	I
ntem		Symbol	condition	min	typ	max	min	typ	max	min	typ	max	min	typ	max	Unit
Peripheral Data Set Up Time	Port 2,5,6	tpD\$U		200	-	-	200	-	_	200	_	-	200	-	-	ns
Peripheral Data Hold Time	Port 2,5,6	^t pDH	Fig. 5	200	-	-	200	-	-	200	-	-	200	-	-	ns
Delay Time (From Enable Fall Edge to Peripheral Output)	Port 2,5,6	^t pWD	Fig. 6	_	-	300	25.0	_	300	-	-	300	-	-	300	ns
Input Strobe Pulse W	idth	tpWIS	=10 =27	200	2 -	-	200	_	-	200		-	200		1	ns
Input Data Hold Time	Port 6	tiH	Fig.10	150	-	-	150	-	-	150	-	-	150	-	-	ns
Input Data Set-Up Time	Port 6	tis		100	-	-	100	-	-	100	-	-	100	-	_	nş
Output Strobe Delay	Time	[†] DSD1	E:- 11	7.00		200	380			-				SOME STATE	-	
Carpar Strong Delay	111116	tDSD2	Fig.11	-	-	200	3.77	-	200	-	S ===	200	3. 	-	200	ns

OHITACHI

TIMER, SCI TIMING

		25 000000000000000000000000000000000000	Test	1	ID6303	Y	н	D63A03	Y	н	D63B03	3Y	Н	D63C03	Y	Unit
item	9/	Symbol	Condition	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	
Timer 1 Input Pulse Wid	ith	t _{PWT}	Fig. 9	2.0	_	-	2.0	_	-	2.0		-	2.0	_	-	tcyc
Delay Time (Enable Pos Transition to Timer Outp		t _{TOD}	Fig. 7, 8	_	_	400	_	-	400	-	-	400	-	-	400	ns
	Async. Mode		Fig. 9	1.0	_	-	1,0	-	-	1.0	-	-	1.0	-		t _{cyc}
SCI input Clock Cycle	Clock Sync.	¹ Scyc	Fig. 4	2.0	Ξ.	_	2.0	_	-	2.0			2.0	-	<u> </u>	tcyc
SCI Transmit Data Dela (Clock Sync. Mode)	y Time	t _{TXD}		-	-	220	_	-	220	-	_	220	-	-	220	ns
SCI Receive Data Set-u (Clock Sync. Mode)	p Time	t _{SAX}	5:- 4	260	-	-	260	-	-	260	=	-	260	_	-	ns
SCI Receive Data Hold (Clock Sync. Mode)	Time	t _{HRX}	Fig. 4	100	(= 0)	-	100	_	_	100	_	-	100	_		ns
SCI Input Clock Pulse \	Width	t _{PWSCK}		0.4	-	0.6	0.4	-	0.6	0.4	_	0.6	0.4	-	0.6	tso
Timer 2 Input Clock Cy	cle	toyc		2.0	-	_	2.0	-	- Total	2.0	_	_	2.0	_	-	loy
Timer 2 Input Clock Pu	lse Width	1 _{PWTCK}	Fig. 9	200	-	-	200		-	200	-	_	200	_	-	ns
Timer 1-2, SCI Input Clock Rise Time	121	¹ СКг] ''y.''	-	_	100	-	-	100	_	1,50	100	-	-	50	ne
Timer 1-2, SCI Input C	lock Fall Time	t _{CKI}	1	_	1 –	100	-	-	100	-	-	100		_	50	ns

(D) HITACHI






Figure 2 Memory Ready and E Clock Timing

(HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300





Figure 3 HALT and BA Timing



2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)




Figure 6 Port Data Delay Times (MPU Write)

(T) HITACHI





Figure 7 Timer 1 Output Timing






Figure 9 Timer 1-2, SCI Input Clock Timing




Figure 10 Port 6 Input Latch Timing




Figure 11 Output Strobe Timing





Figure 12 Bus Timing Test Loads (TTL Load)



OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




Figure 14 Reset Timing

FUNCTIONAL PIN DESCRIPTION

 V_{CC} , V_{SS} provide power to the MPU with $5V \pm 10\%$ supply. In the case of low speed operation (fmax=500kHz), the MPU can operate with 3 to 5.5 volts. Two V_{SS} pins should be tied to ground.

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is

used, the system clock is 1MHz for example.

EXTAL pin can be drived by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and C_{L1} , C_{L2} should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

AT Cut Parallel Resonant Crystal Oscillator




Figure 15 Connection Circuit

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by

this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

· Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- Latch the value of the mode program pins; MP, and MP, (1)
- Initialize each internal register (Refer to Table 4). (2)
- Set the interrupt mask bit. For the CPU to recognize the maskable interrupts $\overline{IRQ_1}$, $\overline{IRQ_2}$ and IRQ_3 , this bit should be (3) cleared in advance.
- Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

Enable (E)

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin. the CPU begins non-maskable interrupt sequence internally. As

(I) HITACHI

well as the IRQ mentioned below, the instruction being executed at NMI signal detection will proceed to its compeletion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an NMI interrupt, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) At reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge be input to NMI pin.


Interrupt Request (IRQ₁, IRQ₂)

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins $(\overline{IRQ_i})$ and $\overline{IRQ_2})$ also as port pins P_{50} and P_{51} , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal (IRQ₂). IRQ₂ functions just the same as $\overline{IRQ_1}$ or $\overline{IRQ_2}$ except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.



www.chipdocs.com

Table 1 Interrupt Vector Memory Map

	Ve	ctor	Interrupt
Priority	MSB	LSB	merrupt
Highest	FFFE	FFFF	RES
t	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
Ì	FFF8	FFF9	IRQ 1, ISF (port 6 input Strobe)
,	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	IRQ ₂
↓ Lowest	FFFO	FFF1	SIO (RDRF+ ORFE+TDRE+ PER)
	1	1	

Mode Program (MP₀, MP₁)
 Set MP₀ "High" and MP₁ "Low".

Read/Write (R/W)

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

· RD, WR

These signals show active low outputs when the CPU is reading/ writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

Load Instruction Register (LIR)

This signal shows the instruction opecode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

Memory Ready (MR; Ps2)

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. HD6303Y can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in

normal sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (See Fig. 2). Up to 9µs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

· Halt (HALT; Ps3)

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High"

(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's op-

eration after the halt is cancelled.

Bus Available (BA)

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303Y doesn't make BA "High" under the same condition.

■ PORT

The HD6303Y provides three 8-bit I/O ports. Each port provides Data Direction Register (DDR) which controls the I/O state by the bit.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	\$0020
Port 6	\$0017	\$0016


An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).

As Port 2 DDR is cleared during reset, it will be an input port. Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their functions and become I/O pins. When port 2 functions as an I/ O port after used as I/O pins of the timers or the SCI, the I/O direction of the pins remain as it is used as the I/O pin of timer and SCI.

Port 2 can drive one TTL load and 30pF capacitance. This port can produce 1mA when Vout=1.5V to drive directly the base of Darlington transistor.

 P_{20} (Tin) P_{20} is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P20DDR) ("0" for an input and "1" for an output). Then either a signal to or from P20 ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.


M HITACHI



P₂₁ (Tout 1), P₂₄ (Tx), P₂₅ (Tout 2), P₂₆ (Tout 3)

These four pins can be also used as output pins for Timer 1,
Timer 2 and a transmit output of the SCI. Timer 1, and the SCI


have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.



(C) HITACHI


138

P₂₂ (SCLK)
P₂₂ is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is usable as an I/O port when the SCI has no clock input or output (as an output port if P22 DDR=1, as an input port if P22 DDR=0).



P₂₃ (Rx), P₂₇ (TCLK)
P₂₃ and P₂₇ are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR (P23 DDR, P27 DDR) are cleared and P23 and P27 will be input pins for Rx and TCLK.

Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of P22 is cleared automatically and P_{22} is an input port. Set the SCI to a mode where P_{22} is not used (CC0 or CC1 of the RMC Register is "0" or "1" respectively) and write "1" to the P22 DDR to make P22 an output port.



(1) HITACHI

Port 5


An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1" for output).

During reset, the DDR of port 5 is cleared and port 5 becomes an input port.

Port 5 is also usable as IRQ₁, IRQ₂, HALT, MR and the strobed signal of port 6 for handshake (IS, OS). It is set to input or output automatically if it is used as these control signal pins (except Pst, IS). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal is disabled. Port 5 can drive one TTL load and 90pF caP80 (IRQ1), P51 (IRQ2)

Pse and Psi are also usable as interrupt pins. The RAM/port 5 control registers of IRQ, and IRQ, have enable bits (IQ1E, IQ2E). When these bits are set to "1", P₅₀ and P₅₁ will automatically be interrupt input pins.


 P_{62} (MR), P_{63} (HALT) P_{52} and P_{53} are also usable as MR and HALT inputs. MR and HALT have enable bits (MRE, HLTE) in the RAM/Port 5 Control Register as \overline{IRQ}_1 and \overline{IRQ}_2 . Since MRE is cleared during reset, P_{s2} is usable as an I/O port, and HLTE is set during reset, the DDR of P_{s3} will be automatically reset to be a HALT input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use P₅₃ as an I/O



*Initializing value during reset; IRQ1E = "0", IRQ2E = "0", MRE = "0", HLTE = "1"

 P_{84} (\overline{IS}) P_{84} is also usable as the input strobe (\overline{IS}) for port 6 handshake interface. This pin, as is P20, is always an I/O port. If PM is used as an

output port (set the DDR of Ps4 to "1"), an output signal from Ps4 will be the input to IS.




M HITACHI


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

 P_{85} (\overline{OS}) P_{85} is also usable as the output strobe (\overline{OS}) for port 6 handshake interface. It will be an I/O port during reset, and an \overline{OS} output pin

by setting the \overline{OS} enable register (OSE) of the port 6 Control Status Register (P6CSR).



 P_{56} , P_{57} P_{56} and P_{57} are I/O ports.




OHITACHI

Port 6

8-bit I/O port. Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.



BUS

Address Bus $(A_0 - A_{16})$ Address Bus $(A_0 - A_{16})$ is used for addressing the memory and peripheral LSI.

This bus can interface with the bus of HMCS 6800 and drive one TTL load and 90pF capacitance.

Data Sus ($D_0 \sim D_7$)

8-bit parallel data bus for data transmit between the memory or peripheral LSI. This bus can drive one TTL load and 90pF capaci-

RAM/PORT 5 CONTROL REGISTER

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register (RP5CR)

7_	- 6	5	4	3	2_	. 1	0	
STBY	RAME	STBY FLAG	AMR E	HLTE	MRE	IRQ ₂	IRQ1	\$0014

Bit 0, Bit 1 TRQ₁, IRQ₂ Enable Bit (IRQ₁E, IRQ₂E)

When using P₅₀ and P₅₁ as interrupt pins, write "1" in these bits. When the bit is set to "1", the DDRs corresponding to P₅₀ and

 P_{51} are cleared and become $\overline{IRQ_1}$ input pin and $\overline{IRQ_2}$ input pin. When IRQ_1E and IRQ_2E are set, P_{50} and P_{51} cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using Psz as an input pin of the "memory ready" signal, write "1" in this bit. When set, Pse DDR is automatically cleared and becomes the MR input pin. The bit is cleared during reset.

Bit 3 Halt Enable Bit (HLTE)

When using P53 as an input pin of the HALT signal, write "1" in this bit. When this bit is set, P₅₂ DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and Ps3 is used as an I/O port. The bit is set to "1" during

Bit 4 Auto Memory Ready Enable Bit (AMRE)

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit is set and then the CPU accesses the external address space with Ps2 (MR) pin in "low", "memory ready" operates automatically. This bit is set to "1" during reset.

(2) HITACHI

Table 3 "Memory Ready" Function

MRE	AMRE	Function
0	0	"Memory ready" inhibited.
0	1	When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.
1	0	"Memory ready" operates by P ₅₂ (MR) pin. The function is the same as that of the HD6301X0.
1	1	When the CPU accesses the external address space with the P ₅₂ (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin.

Bit 5 Standby Flag (STBY FLAG)

By clearing this flag, HD6303Y gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "low" until oscillation becomes stable (min. 20ms.). If the STBY pin in is in "low", the standby mode can not be canceled with the RES pin in "low".

Bit 6 RAM Enable (RAME)

On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. When this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

Bit 7 Standby Power Bit (STBY PWR)

When V_{CC} is not provided in standby mode, this bit is cleared. This is a flag for read/write and can be read by software. If this bit is set before standbby mode, and remains set even after returning from standby mode, V_{CC} voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 17 Memory Ready Timing


■ Port 6 Control/Status Register

MR

This is the Control/Status Register for parallel handshake interface using Port 6. The functions are as follows;

- 1) Latches input data to Port 6 at the IS (P34) falling edge.
- Outputs a strobe signal OS (P_{3.0}) outward by reading or writing to port 6.
- When IS FLAG is set at the IS falling edge, an interrupt occurs.

The following shows Port 6 Control/Status Register (P6CSR).



*Bit 7 is Read-Only bit

(C) HITACHI

Bit 0

Bit 1 Not used.

Bit 2

Bit 3: Latch Enable

This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the IS (P₅₄) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared, the input latch remains canceled and this bit functions as a usual input port. This bit is cleared during reset.

Bit 4: OSS Output Strobe Select

This register initiates an output strobe (\overline{OS}) from P_{55} by reading or writing to port 6. When cleared, \overline{OS} occurs by reading Port 6. When set, \overline{OS} occurs by writing to Port 6. This bit is cleared during reset.

Bit 5: OSE Output Strobe Enable

This register decides the enabling or disabling of the output

strobe. When cleared, P_{55} functions as an I/O port. When set, P_{55} functions as an \overline{OS} output pin. (P_{55} DDR is set by OSE.) This bit is cleared during reset.

Bit 6: IS IRQ | Enable Input Strobe Interrupt Enable

When set, an IRQ₁ interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

Bit 7: IS Flag Input Strobe Flag

This flag is set at the IS (P₆₄) falling edge. This flag is for readonly. When set, the flag is cleared by reading or writing to Port 6 after reading the Port 6 Control Status Register. This bit is cleared during reset.

MEMORY MAP

The MPU can address up to 65k bytes. Memory map is shown in Fig. 20. 40 addresses (\$0000 ~ \$0027 except \$00, \$02, \$04, \$05, \$06, \$07, \$18) are the internal registers as shown in Table 4.




Figure 18 Input Strobe Interrupt block Diagram




Figure 19 HD6303Y Operating Function

(1) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 4 Internal Register


Address	Register	Abbreviation	R/W"	Initialized value during reset***
00*	Port 1 DDR (Data Direction Register)	PIDDR	w	\$FE
01	Port 2 DDR	P2DDR	w	\$00
02.	Port 1	PORT1	R/W	indefinite
A	Port 2	PORT2	R/W	indefinite
03	Port 3 DDR	P3DDR	w	SFE
04*		P4DDR	w	\$00
05	Port 4 DDR	PORT3	R/W	indefinite
06.	Port 3	PORT4	R/W	indefinite
07*	Port 4 Timer Control/Status Register 1	TCSR1	R/W	\$00
08	Free Running Counter (MSB)	FRCH	R/W	\$00
09		FRCL	R/W	\$00
OA	Free Running Counter (LSB) Output Compare Register 1 (MSB)	OCR1H	R/W	\$FF
OB	Output Compare Register 1 (MSB)	OCRIL	R/W	\$FF
oc	Output Compare Register (LSD)	ICRH	R	\$00
OD	Input Capture Register (MSB)	ICRL	R	\$00
OE	Input Capture Register (LSB)	TCSR2	R/W	\$10
OF	Timer Control/Status Register 2	RMCR	R/W	\$C0
10	Rate/Mode Control Register	TRCSR1	R/W	\$20
11	Tx/Rx Control Status Register 1	RDR	R	\$00
12	Receive Data Register	TOR	i w	indefinite
13	Transmit Data Register	RP5CR	R/W	\$FB or \$78
14	RAM/Port 5 Control Register	PORTS	R/W	indefinite
15	Port 5	PEDDR	w	\$00
16	Port 6 DDR	PORT6	R/W	indefinite
17	Port 6	PORT7	R/W	indefinite
18	Port 7	OCR2H	R/W	SFF
19	Output Compare Register 2 (MSB)	OCR2L	R/W	\$FF
1 A	Output Compare Register 2 (LSB)	TCSR3	R/W	\$20
1B	Timer Control/Status Register 3	TCONR	l w l	SFF
10	Time Constant Register		R/W	\$00
1D	Timer 2 Up Counter	T2CNT TRCSR2	R/W	\$28
1E	Tx/Rx Control Status Register 2		n/ **	
1F****	Test Register*	TSTREG	w	\$00
20	PORT 5 DDR	P5DDR	R/W	\$07
21	PORT 6 Control/Status Register	P6CSR	1 N STATE III	
22	200 marketing (200 miles) and (200 miles)	-	-	
23	_	-	-	5 4
24	— Rese	rved -	8 8-	_
25		<u> </u>	-	Ξ
26		· ·	0.000	=
27	_	-	3-3	7

^{*} External address.

** R: Read-only register, W: Write-only register, R/W: Read/Write register.

*** When empty bit is in the register, it is set to "1".

**** Register for test. Don't access this register.



*This mode does not include the addresses: \$00, \$02, \$04, \$05, \$06, \$07 or \$18 which can be used externally.

Figure 20 HD6303Y Memory Map

■ TIMER 1

The HD6303Y provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 22).

- · Control/Status Register 1 (8 bit)
- · Control/Status Register 2 (7 bit)
- · Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
 Input Capture Register (16 bit)

Free-Running Counter (FRC) (\$0009:000A)

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only lower byte data into lower 8 bit, but also upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)




Figure 21 Counter Write Timing

Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit(OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to set the 16-bit value valid in the counter register for compare. In addition, it is because counter is to set \$FFF8 at the next cycle of the CPU's upper byte write to the FRC.

 For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX, etc.) should be used.

• Input Capture Register (ICR) (\$000D : 000E)

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.


• Timer Control/Status Register 1 (TCSR1) (\$0008)

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read-only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are the each bit descriptions.

Timer Control/Status Register 1



Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1), is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low") IEDG=1, triggered on a rising edge ("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ_a) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

When this bit is set, an internal interrupt (IRQ₃) by OCI1 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ₃) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

Bit 6 OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1.

Bit 7 ICF Input Capture Flag

(OCF2).

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF=1.


• Timer Control/Status Register 2 (TCSR2) (\$000F)

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

Bit 5 A match has occurred between the FRC and the OCR2

Bit 6

Timer Control/Status Register 2



Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

Rit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2), is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOC12 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ_s) by OCI2 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read at OCF2=1.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF are dual addressed. If which register, TCSR1 or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 22 Timer 1 Block Diagram

(1) HITACHI

TIMER 2

In addition to the timer 1, the HD6303Y provides an 8-bit reloadable timer, which is capable of counting the external event. The timer 2 contains a timer output, so the MPU can generate three independent waveforms. (Refer to Fig. 23.)

The timer 2 is configured as follows:

- Control/Status Register 3 (7 bits)
- 8-bit Up Counter
- Time Constant Register (8 bits)

Timer 2 Up Counter (T2CNT) (\$001D)

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If the write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

Time Constant Register (TCONR) (\$001C)

The time constant register is an 8-bit write only register. The data of register is always compared with the counter.

When a match has occurred, the counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value


selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

Timer Control/Status Register 3 (TCSR3) (\$001B)

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3



Bit O CKS0 Input Clock Select 0 Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 5 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.




Figure 23 Timer 2 Block Diagram

M HITACHI

Table 5 Input Clock Select

CKS1	CKSO	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
ī	0	E clock/128*
1	1	External clock

These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

Bit 2 TOSO Timer Output Select 0 Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 6 will appear at port 2, bit 6 depending on these two bits. When both TOSO and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 6 Timer 2 Output Select

OSI	TOSO	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "O"
1	1	Output "1"

When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops. When set to "1", a clock

selected by CKS1 and CKS0 (Table 5) is input to the up counter.

(Note) P₂₆ outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

Bit 5 Not Used.

Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ₃) by CMI is enabled. When cleared, the interrupt is inhibited.

Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

SERIAL COMMUNICATION INTERFACE (SCI)


The Serial Communication Interface (SCI) in the HD6303Y contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parity bits and number of stop bits can be selected, and eight transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 24 Block Diagram.

· Transmit/Receive Control Status Register 1 (TRCSR1)

- Rate/Mode Control Register (RMCR)
 Transmit/Receive Control Status Register 2 (TRCSR2)
- · Receive Data Register (RDR)
- Recevie Shift Register
- · Transmit Data Register (TDR)
- · Transmit Shift Register

To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next, set the enable bit (TE or RE) of the TRCSR1. Operating mode and transfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operating mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.



OHITACHI

Asynchronous Mode

Asynchronous mode contains 8 transfer formats as shown in Fig. 25.

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR.

To transmit data, set the desirable transmit format with RMCR and TRCSR2. When the TE bit is set, the data can be transmitted after transmitting the one frame of preamble ("1").

The conditions at this stage are as follows.

If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

 If the TDR contains data (TDRE=0), data is sent to the Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bis) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit sift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a framing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at P_{22} regardless of the values for TE or RE. Maximum clock rate is $E \div 16$.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P_{22} at sixteen times (16×) the desired bit rate, but not greater than E.




Figure 25 Asynchronous Mode Transfer Format

Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303Y SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P₂₂, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 26 gives a synchronous clock and a data format in the clocked synchronous mode.

1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit. When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock pulse of external are ignored.

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

2) Data receive

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit


OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MPU starts receiving the next data instantly. So, RDRF should be cleared with P_{22} "High".

When data receive is selected with the clock output, 8 synchronous clocks are output to the external by setting RE bit. So re-

ceive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.



- Transmit data is produced from a falling edge of a synchronous clock to the next falling edge.
- · Receive data is latched at the rising edge.

Figure 26 Clocked Synchronous Mode Format

Transmit/Receive Control Status Register (TRCSR1) (\$0011)

The TRCSR1 is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

Transmit/Receive Control Status Register

7	6	5	4	3_	2	1	0	
RDRF	ORFE	TORE	RIE	RE	TIE	TE	₩U	\$0011

Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "I" with one frame length wakes up and clears this bit by hardware and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (1RQ₃) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt (IRQ_i) is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set by hardware when the TDR is transferred to the Transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1 TDRE is set to "1" during reset.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1. ORFE is cleared during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR. This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.

Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:


Baud Rate · Data Format

· Clock source · Port 2, Bit 2 Function

· Operation Mode

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

Transfer Rate/Mode Control Register



Bit 0 SSO

Bit 1 SS1 Speed Select

Bit 5 SS2

These bits control the baud rate used for the SCI. Table 7 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate clock source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 8 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the

(1) HITACHI

Table 7 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

			XTAL	2.4576MHz	4.0MHz	4.9152MHz
SS2	SSI	550	E	614,4kHz	1.0MHz	1,2288MHz
0	0	0	E÷16	26 /5/38400Baud	16,15/62500Baud	13 us/76800Baud
0	0	1	E ÷ 128	208 //s/4800Baud	128 //s/7812 5Baud	104 2 s/9600Bauc
0	1	0	E-1024	1 67ms/600Baud	1 024ms/976 6Baud	833 3 us/1200Baud
0	1	1	E = 4096	6 67ms/150Baud	4 096ms/244 18aud	3 333ms/300Baud
1		-	<u></u>		NAMES OF THE PARTY	

^{*} When SS2 is "1", Timer 2 provides SCI clocks. The haud rate is shown as follows with the TCONR as N.

Band Rate =
$$\frac{f}{32 \text{ (N+1)}}$$
 $\left(\begin{array}{c} f : \text{ input clock frequency to the} \\ \text{timer 2 counter} \\ \text{N} = 0 \sim 255 \end{array}\right)$

(2) Clocked Synchronous Mode*

			XTAL	4.0 MHz	6.0 MHz	8.0 MHz	12.0 MHz
\$\$2	SS 1	SS0	E	1 0 MHz	1.5 MHz	2.0 MHz	3.0 MHz
0	0	0	E ÷ 2	2 µs/bit	1.33 µs/bit	1 μs/bit	0.667 µs/bit
0	0	1	E - 16	16 µs/bit	10.7 μs/bit	8 #s/bit	5.33 µs/bit
0	1	0	E - 128	128 µs/bit	85.3 µs/bit	64 us/bit	42.7 µs/bit
0	1	1	E - 512	512 μs/bit	341 µs/bit	256 µs/bit	171 #S/bit
1	-	- 1	_	••		••	1

^{*}Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC = 1/2 system clock.

Bit Rate (
$$\mu$$
s/bit) = $\frac{4 (N+1)}{f}$ $\begin{pmatrix} f: \text{ input clock frequency to the timer 2 counter} \\ N = 0 \sim 255 \end{pmatrix}$

Table 8 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	2.4576MHz	3 6864MHz	4 OMHz	4 9152MHz	8 OMHz
110	21'	32.	35'	43'	70'
150	127	191	207	255	51.
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5	==	7	12
9600	1 1	2	140	3	
19200	0	****			
38400	-	_	22	0	_

^{*}E/8 clock is input to the timer 2 up counter and E clock otherwise

Table 9 SCI Format and Clock Source Control

CC2	CC1	CCO	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8 bit data	Clocked Synchronous	External	Input)	
0	0	1	8-bit data	Asynchronous	Internal	Not Used	1000	
0	1	0	8-bit data	Asynchronous	Internal	Output*	When the TRCSF bit 3 is used as a	
0	1	1	8-bit data	Asynchronous	External	Input	DIT 2 12 0260 82 8	serial input.
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	1	
1	0	1	7-bit data	Asynchronous	Internal	Not Used**		
1	1	0	7-bit data	Asynchronous	Internal	Output*	When the TRCSF bit 4 is used as a	
1	1	1	7-bit data	Asynchronous	External	Input	Unit 4 is osed as a	serial output.

^{*} Clock output regardless of the TRC\$R1, bit RE and TE.

(HITACHI

^{**} The bit rate is shown as follows with the TCONR as N

^{..} Not used for the SCI.

clock source of the SCI.

Bit 2 CC0

Bit 3 CC1 Clock Control/Format Select*

Bit 4 CC2

These bits control the data format and the clock source (refer to Table 9).

* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Bit 6 Not Used. Bit 7 Not Used

Transmit/Receive Control Status Register 2 (TRCSR2)

The TRCSR2 is a 7-bit register which can select a data format in the asynchronous mode. The upper 3 bits are the same address as the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are used for read/write. Bits 4 to 7 are used only for read.

Transmit/Receive Control Status Register 2

7	6	5_	4	3	2	1	0	
RDRF	ORFE	TDRE	PER	-	PEN	EOP	SBL	\$001E

Bit O SBL Stop Bit Length

This bit selects the stop bit length in the asynchronous mode.

PRECAUTION 1

In the synchronous clocked receive operation with clock-output, there are three cases for clock pulse timing after RDRF clear as shown below.

Please consider above in designing system, since transmitting receiving time is not uniform.

If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

Bit 1 EOP Even/Odd Parity

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

Bit 2 PEN Parity Enable

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0", the parity bit is neither generated nor checked. If "1", it is generated and checked. This bit is cleared during reset.

The 3 bits above do not affect the SCI operation in the clocked synchronous mode.

Bit 3 Not Used

Bit 4 PER Parity Error

This bit is set when the PEN is "1" and a parity error occurs. It is cleared by reading the RDR after reading the TRCSR2, when PER=1.

Bit 5 TORE

Transmit Data Register Empty

Bit 6 ORFE


Overrun/Framing Error

Bit 7 RDRF

Receive Data Register Full

 Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2.

The clock-output of case 1 or case 2 is determined by "1" or "0" of SCI internal operation clock of RDRF clearing cycle. In addition, in the case of low voltage operation ($V_{\rm CC} < 4.5 \rm V$), the clock-output of case 1 may transfer to case 3.



@HITACHI

■ PRECAUTION 2

When transmitting through clock-synchronous serial communication interface, TE bit should not be cleared with TDRE of TRCSR (\$11) is "0".

The TDRE set and clear conditions of SCI are shown as follows.

	Set condition	Clear condition
TDRE	 TDR → transmit shift register (asynchronous) Transmit shift register is empty. (clock-synchronous) RES = 0 	When writing to TDR after TRSCR read, with TDRE = 1, TDRE is cleared.

If transmit data is written to TDR, and then TE bit is cleared with TDRE = 0 to stop transmitting, TDRE remains "0".

In this case, even if TE bit is set and transmit data is written again, the TDR data is not transmitted.

Please note that TE bit must be cleared after the last data has been transmitted.

(This caution is not applied to asynchronous serial communication interface.)

■ TIMER, SCI STATUS FLAG

Table 10 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 10 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Clear Condition
P6CSR	IS FLAG	Falling edge input to P ₅₄ (IS)	Read the P6CSR then read or write the PORT6, when IS FLAG = 1 RES = 0
	ICF	FRC ICR by Rising or Falling edge input to P20 (Selecting with the IEDG bit)	Read the TCSR1 or TCSR2 then ICRH, when ICF = 1 RES = 0
	OCF1	OCR1 = FRC	Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1 RES = 0
Timer †	OCF2	OCR2 = FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 = 1 2. RES = 0
	TOF	FRC = \$FFFF+ 1 cycle	1. Read the TCSR1 then FRCH, when TOF = 1 2. RES = 0
Timer 2	CMF	T2CNT = TCONR	1. Write "0" to CMF, when CMF = 1 2. RES = 0
	RDRF	Receive Shift Register → RDR	Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1 RES = 0
	ORFE	Framing Error (Asynchronous Mode) Stop Bit = 0 Overrun Error (Asynchronous Mode)	1. Read the TRCSR1 or TRCSR2 then RDR, when ORFE = 1 2. RES = 0
SCI		Receive Shift Register → RDR when RDRF = 1	2 HES = 0
	TDRE	 Asynchronous Mode TDR — Trensmit Shift Register Clocked Synchronous Mode Transmit Shift Register is "empty" RES = 0 	Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1
	PER	Parity when PEN= 1	Read the TRCSR2 then RDR, when PER=1 RES=0

(Note) → ; Transfer = ; equal

ICRH; Upper byte of ICR OCR1H; Upper byte of OCR1 OCR2H; Upper byte of OCR2

OCR1L; Lower byte of OCR1 OCR2L; Lower byte of OCR2 FRCH; Upper byte of FRC



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

LOW POWER DISSIPATION MODE

The HD6303Y provides two low power dissipation modes; sleep

Sleep Mode

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fourth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY, it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation for a system with no need of the HD6303Y's consecutive operation.

 Standby Mode
 The MPU goes to the standby mode with the STBY "Low" or by clearing the STBY flag. In this mode, the HD6303Y stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several μ A. During standby, all pins, except the power supply (V_{CC} , V_{SS}), the STBY, RES and XTAL (which outputs "0"), go to the high impedance state. In this mode, power (VCC) is supplied to the HD6303Y, and the contents of RAM is retained. The MPU returns from this mode during reset. When the MPU goes to the standby mode with STBY "Low", it will restart at the timing shown in Fig. 27(a). When the MPU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the RES "Low" for longer than the oscillating stabilization time. (Fig. 27(b))




Figure 27 Standby Mode Timing

(1) HITACHI

TRAP FUNCTION

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

Op Code Error

When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

· Address Error

When an instruction fetch is made from the address of internal register, the MPU generaters an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Addresses where an address error occurs are from \$0000 to \$0027.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise, etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ INSTRUCTION SET

The HD6303Y provides object code upward compatible with the HD6801 to utilize all instruction set of the HMC56800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 28)
- · Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 11)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 12)
- · Jump and Branch Instruction (refer to Table 13)
- Condition Code Register Manipulation (refer to Table 14)
- Op Code Map (refer to Table 15)

Programming Model

Fig. 28 depicts the HD6303Y programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.

CPU Addressing Mode

The HD6303Y provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 11 through 15 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly.

Accumulator (ACCX) Addressing

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

Immediate Addressing

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

Direct Addressing

In this addressing mode, the second byte of an instruction shows




Figure 28 CPU Programming Model

the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configurating a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

Extended Addressing

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

Indexed Addressing

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

Implied Addressing


An instruction itself specifies the address. This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte instruction.

Relative Addressing

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.



The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 11 Accumulator, Memory Manipulation Instructions

		1		17			Adk	jres	ing	Mo	101								Section 2		F	leg	iste	ır		
perations	Mnemonic	IMI	MEI	5	DII	REC	T	11	NDE	x	E	XTE	ND	T	MPL	IEC	2	A	Boolean/ ithmetic Operation	5	4	3	2	٢	10	_
		OP	~		OP	-	*	OF	T-	*	01	P -		1	OP .	-1	*			н	1	N	z	v	1	_
	ADDA	88	2	2	98	3	2	AE	4	2	81	B 4	3					A	A → A	;	•	1	ŀ	1	ŀ	_
Add	ADDB	СВ	2	2	DB	3	2	EB	4	2	F	B 4	3			1		B + A	A B	1	•	1	1	1:	1	_
	ADDD	C3	3	3	D3	4	2	E3	-	2	F.	3 5	3					A B	+M.M+1-A B	•	٠	1	1	1;	4	1
Add Double	ABA	-	+	+	-	Ť	†	+-	+	t	+	+		1	18	1	1	A + E	3 - A	1	٠	:	1	-	+	1
Add Accumulators	ADCA	89	2	2	99	13	12	AS	4	12	B	9 4	1 3	ıŤ				A + 1	M+C→A	1	•	1	1	1	+	1
Add With Carry	ADCB	C9	2	2	09	3	2	ES	-	12	F	9 4	1 3	,				8 + 1	V + C → B	1	•	1	1	-	-	1
	ANDA	84	2	2	94	3	2	A	14	2	8	4 4	1	3				A-M	- A	•	•	1	-	-	-	•
GNA	ANDB	C4	2	2	D4	+	2	te.	-	-	_	4 4	1 3	3				B-M	B	•	•	1	1	F	1	•
	BITA	85	2	2	95	3	2	A	+-	-	-	5 4	1	3		Y		A-M		•	•	1	1	P	1	•
Bit Test		-	2	2	D5	+	12	E	-	+	+	-+	1	3		_		B·M			•	1	1	F	1	•
	BITB	C5	12	-	100	+3	+-	6	-	+	-	-	_	3	- 1		Т	00 -	М	•	•	R	S	F	П	F
Clear	CLR	-	+	+	+	+	+	+0,	+	+	+	+	+	_	4F	1	1	00 -		•	•	R	S	F	1	F
	CLRA	+	+	-	1	+	+	-	+	+	+	-+	+	-	5F	1	1	00		•	•	R	S	, ,	1	F
	CLRB	1	+	+	-	+-	+=	+.	1 4	1	+	11	4	3	-			A -		•	•	Ti	1			1
Compare	CMPA	81	2	-	+	-	2	-		-	-	-	-	3			-	8 -			•	1	1:	1	П	1
10.00	СМРВ	C1	2	2	D	3	12	15	1	1	+	'	-	٠,		-	+	+			1.	1	1	1		
Compare Accumulators	СВА	L					1	1		1	1		_	_	11	1	1	A -				1	1			1
Complement, 1's	COM			L				6	3 6	1	1 1	3	6	3		_	1	1			+	+	_	- 1	1	-
	COMA		I				1		_	1	4	-	1		43	1	1	-		+		-	-	-		
	COMB	5. 62%			1			1		1	1	_	_		53	1	1			١.	1.	+	_	`		ŀ
Complement, 2's	NEG			Ι				6	0	5	2 7	70	6	3		_	+	+	M - M	+-	t.	-	-	-	7	١
(Negate)	NEGA			1		1		1	-	1	_	-	-		40	1	1	-	- A - A	÷	+	-	-	-	•	t
N 70#	NEGB								_	_				_	50	1	1	_	- 8 → 8	+	ť	+	+	-		t
Decimal Adjust, A	DAA			T						1					19	2	١	cha	verts binary add of BCD racters into BCD format		1	4	_	1	1	1
Decrement	DEC		1				T	6	A	6	2	7A	6	3		L	1	2180	1 → M	1	-	-		_	(1
Decision	DECA	1	1	1		1	1			I	1				44	1	-		1 - A		+	-	-	-		ł
	DECB		_	1			1								5A	1	1	-	1 - B		+	-	-	_	Ø.	ļ
Exclusive OR	EORA	81	8	2	2 9	8	3	2 /	8	4	2	88	4	3			L	200	9 M → A	1.	_	_	_	1	R	+
Exclusive On	EORB	10	-	-	-	8	3	2 1	8	4	2	F8	4	3		L	10 00	8 (• M → B		-	_	_		A	4
Incompania -	INC	+	1	+	+	1		1	SC	6	2	7C	6	3		Γ		M .	1 -M		-	-	_	1	3	-
Increment	INCA	-	+	7	1	1	1	1	1			10 Å			4C	Ī	ŀ	100000	1 - A		+	-	_	1	3	_
	INCB	+	1	+	-+	+	1					W 75			5C	Ţ	I	8	1 → 8		-	-	4	1	5	4
	LDAA	8	6	2	2 9	6	3	2	A6	4	2	86	4	3		I	I	м	· A	+	-	-+	1	1	A	4
Load Accumulator	LDAB	- +-	-	-	-		- +	-	E6 .	4	2	F6	4	3	o dele Neces	I		M	- B	_!	1	•	1	:	A	4
Loed Double	LDD	_	-	_	-	c	1	1	EC	5	2	FC	5	3				м	• 1 - 8, M - A	1	1		1	1	R	
Accumulator	MUL	+			+	_		1						Г	30	1	7	1 A	x B → A B	-	-	•	•	•	•	4
Multiply Unsigned	ORAA	1	A	2	2 9	A	3	2	AA	4	2	84	4	3		T	T	A	+ M → A	_	_	•	1	1	A	
OR, Inclusive	ORAB	-	<u> </u>	2		DA	3	-	EA	4	2	FA	4	13		T	1		+ M → B	35.27		•		1	P	
	PSHA	+	-	•	+		_			-			1	1	36	1	4	1 A	- Msp. SP - 1 - SP		-	•	•	•	•	
Push Deta	PSHB	-			+	-				-	-	-	T	1	37	1	4		- Msp. SP - 1 - SP		•	٠	٠	•	Ŀ	_
		-		H	+		• • •					1	T	1	32	1	3	1 SP	+ 1 - SP, Map - A		•	٠	•	•	ŀ	
Pull Data	PULA	-	-	1	+		-		_		-		T	1	33	1	3		+ 1 - SP, Map - B		•	•	•	•	•	•
	PULB	-			+	-			69	6	2	79	6	13	-	1	1			, [•	•	t	1	1	_
Rotate Left	ROL	-+	-	-	+	-	-	-	33	Ť	-	1	+	+	49	1	1	7 .	│ ┡ ╟╇╟┸┸┸┸┸	1	•	•	1	1	3	Ĺ
	ROLA	-		-	++	- 13	-	-		-	-	-	+	+	55	-	1	1 .	C 97 60		•	•	1	1	0	í
	ROLB	-	_	-	1			-	66	6	2	76	6	+	-	+	1	- w	\ F		•	•	1	-		ŧ
Rotate Right	ROR	+	-		1		-	-	00	۲	+	+	†	+	46	5	,	1 4	-6-timm	• [•	•	1	1	19	è
	RORA	e la		1	10		lasto.	1 -		1	1	Marcon.	1	- 1		- 1	33.5		C 07 80				1	1	Ti	•

(Note) Condition Code Register will be explained in Note of Table 14.

(continued)

(1) HITACHI

Table 11 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic				· · ·	_		dres	ung	Мо	des								Cor		ion		de
Operations	Mnemonic	16	AME	D	DI	RE	ст	11	DE	×	EX	TE	ND	IN	IPL	ED	Boolean/ Arithmetic Operation	5	4	*	-	-	To
		OF	-		OP	-		OP	-		OP	-		OP	-			н	1	N	Z	V	C
Shift Left	ASL			1		1		68	6	12	78	6	3	†	1	+	1	1.	+-	+,	1:	(6	_
Arithmetic	ASLA	I	1	T		1	1	-	1	*	1-	1-	1	48	1	+,	A CHITTITHE	100	1.	1:	1 -	-1~	-
	ASLB	I	T	T	1	1	1	1	1	1	1 -	1	†	58	1	ti			1.	1;	+	1	4
Double Shift Left, Arithmetic	ASLD		Ī	I						T	1	1	1	05	١,	1		+ -		,	1	t	+-
Shift Right	ASR	1	1	1	1	1		67	6	12	77	6	3	1	†	+	M) - 40 87 80	1.	1.	1	1	6	1:
Arithmetic	ASRA	T	1	1		+	†	†	t-	۲		1	1-	47	1	t,		-		+	+	6	
	ASRB	1		1		1	1	†	†	1	-	1	1	57	ti	+-	h) h)	-	÷	:	+:	6	
Shift Right	LSA	1	Ţ	1		1	1	64	6	2	74	6	13	1	†:	+:	†	+		R	+-	6	
Logical	LSAA	1	1	T			1	†	1	1	†	1	-	44	t,	t,	Alooutine A			R	+-	6	
	LSRB	1	1	1		1	1	-	† -	+-	†	-	+	54	+;	+;	8 67 60 C	-	+ -	R	!		
Double Shift Right Logical	LSRD			1	1	1	1			1	†	-	-	04	1	1	0 + ACC A/ ACC 1 -	i.	•	P P	!	6	:
Store	STAA	1	+	1	97	3	12	A7	4	2	87	4	3	1	1	•	A7 A0 87 80 C	1	+		ļ	+-	+-
Accumulator	STAB	†-	1	1	07	3	2	E7	4	2	F7	•	3	-	ł	+ -	+ n - m	ļ.	•	1	1	R	
Store Double Accumulator	STD		Ì	İ	DO	4	2	ED	5	2	FD	5	3	1	1		A + M B - M + 1	:	•	1	1	A	
Subtrect	SUBA	80	2	2	90	3	2	AO		2	80	4	3		•	†	A-M -A	•			1	+	+
	SUBB	CO	2	2	DO	3	2	EO	4	2	FO	4	3	-	+ -	+	B - M - B	-	-	· 3.	1	1:	ŀ.
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	83	5	3	-		1	A 8 - M M+1 - A B	:		1	;	!	1:
Subtract Accumulators	SBA	-		Ī			Ī					_	r	10	,	١,	A - 8 · A						
Subtract	SBCA	82	2	2	92	3	2	A2	4	2	82	4	3				A - M - C → A						
With Carry	SBCB	C2	2	2	D2	3	2	€2	4	2	F2	4	3	(-	†	B - M - C → B			:	-	-	:
rensfer	TAB												-	16	,	١,	A - 8			:	i	R	
Accumulators	TBA									0.000				17	1	1,	B → A			:	1	R	÷
lest Zero or Ainus	TST							60	4	2	70	4	3		-	1	M - 00			1	1	R	R
Minut	TSTA													4D	1	1	A - 00			i	:	R	A
15,0000	TSTB									-33				50	1	1	B - 00				:	R	R
and Immediate	AIM				71	6	3	61	7	3					-		M-IMM -M	-+	-	-	÷		<u>_</u>
OR Immediate	OIM				72	6	3	62	7	3					-	-	M+IMM ·M	٠	•	!	-	R	-
OR Immediate	EIM				75	6	3	65	7	3			+	-+			MTIMM -M	-	•	:	1	R	•
est Immediate	TIM			1	7B	4	3	68	5	3	\rightarrow	-	+	-	_		M-IMM	•	•	: [:	A	•

(Note) Condition Code Register will be explained in Note of Table 14.

Additional Instruction

In addition to the HD6801 instruction set, the HD6303Y prepares the following new instructions.

AIM (M)·(IMM) → (M)
Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM

M (M)+ (IMM) → (M)

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM (M) ⊕ (IMM) → (M)

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

TIM (M)·(IMM)
Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX (ACCD)→(IX)

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DISSIPATION MODE" for more details of the sleep mode.

Table 12 Index Register, Stack Manipulation Instructions

		1 2 2	39	ŝ	- 20		Add	iress	ng l	Mod	jeş	_	_			- 1	Boolean/	C	one F	litic legi			
Pointer Operations	Мпетопк	100	ME	0	DIF	REC	т	IN	DE	(£X'	TEN	D	IMP	LIE	O	Arithmetic Operation	5	4	3	-		0
		OP		-	OP	_		OP	-	•	OP	-		OP	~	*		H	1		Z	٧	2
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	5	2	BC	5	3				X-MM+1	•	•	:	4	1	Ė
Decrement Index Reg	DEX		1	T							_	L		09	1	1	X - 1 → X	•	•	•	1	-	ŀ
Decrement Stack Potr	DES				å ,			22				L	_	34	1		SP - 1 → SP	·	÷	:	÷	÷	H
Increment Index Reg	INX										_	1	_	08	1	-	X + 1 - X	-	H	•	÷		E
Increment Stack Potr	INS	1				L				L			_	31	1	1	SP + 1 → SP	:		-	1		
Loed Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3			_	M - XH. (M+1) - XL	÷	522	7		R	E
Loed Steck Patr	LDS	BE	3	3	9E	4	2	AE	5	2	BE	-	3		╀	┡	M - SPH. (M+1) - SPL	ŀ	•	7		R	F
Store Index Reg	STX	3	T	Ι	DF	4	2	EF	5	2	FF	+-	3	_	1	1_	XH - M, XL - (M+1)	·	-	10	÷	B	ť.
Store Stack Potr	STS		T		9F	4	2	AF	5	2	BF	5	3	_	-	١.	SPH → M, SPL → (M+1)	-	:	·	:	•	ť
Index Reg - Stack Potr	TXS		T	T	1	1						1		35	11	1	A CONTRACTOR OF THE PARTY OF TH		1	+	-	÷	H
Stack Potr - Index Reg	TSX	1-	1	1	1						L	L		30	1	1	SP + 1 → X		-	+	-	1	H
Add	ABX		1			I			I			L	1.	3A	1		B + X → X		+	ŀ	÷		Đ
Push Data	PSHX	1	1				1							3C	5	1	X _L → M _{ep} , SP - 1 → SP X _H → M _{ep} , SP - 1 → SP	•	ľ	Ŀ		Ŀ	ľ
Pull Data	PULX	+-	1	1	†	1	T				1			38	4	1	SP + 1 - SP, Map - XH SP + 1 - SP, Map - XL	•	•	•	•		
Exchange	XGDX	+-	+	+	1	+	t	1	1	1			T	18	2	1	ACCDIX	•	•		•	•	

(Note) Condition Code Register will be explained in Note of Table 14.

(1) HITACHI

Table 13 Jump, Branch Instruction

8 <u>4</u> 80 500 800 00		L				cons	A	ddre	SIN	M	odes							0.538.16	Co		ion		ġe .
Operations	Mnemonic	REI	LAT	IVE	DI	RE	СТ	11	NDE	x	EX	TE	VD	IN	PLI	ED	Branch Test	5	4	_	-	-	To
		OP	~	*	OP	-		OP	T-	*	OP	7~		OF	7~		7	Н	1	IN	_	_	ta
Branch Always	BRA	20	3	2	Γ	Т	1		Т	1			1				None	٠.	1.	-	-	-	+
Branch Never	BAN	21	3	2		15,50			1			1					None	١.	١.	t.	١.	1.	١.
Branch If Corry Clear	BCC	24	3	2				Т	T					1	1	1	C • 0	١.	1.	١.	1.		
Brench If Carry Set	BC5	25	3	2		1			T	1		1	+	†	+	+	C - 1	1.		١.	1.	+	
Branch If = Zero	BEQ	27	3	2			1	1000						1		1	Z = 1		+-		+	1.	
Branch If > Zero	BG€	2C	3	2					1		_			1	1		N . V · O	1.	+	١.	+	+	t.
Branch If > Zero	BGT	2E	3	2									1		1	1	Z + (N @ V) - 0	١.	+-		+	1.	١.
Branch If Higher	вні	22	3	2		†-						-	1		+	-	C+Z+0	1.		•		-	E
Branch If ≤ Zero	BLE	2F	3	2				1		1			1	1	+-		Z + (N @ V) - 1	-	-	ŀ	ŀ		
Branch If Lower Or Seme	BLS	23	3	2						•			T	1	1	1	C+Z+1	1.	•			•	•
Branch II < Zero	BLT	20	3	2						1			t	100	+-	1	N @ V · I	+					
Branch If Minus	BMI	2B	3	2				_	1	\vdash	-	1	1	-	+		N-1	+-	-	:		+	÷
Branch If Not Equal Zero	BNE	26	3	2								-	T	T			Z • 0	•	•				·
Branch If Overflow Clear	BVC	28	3	2				-						1	1		V-0						
Branch If Overflow Set	BVS	29	3	2		-		-	-			-	1		t		V-1	-					-
Branch If Plus	BPL	ZA	3	2									1	-	1	-	N-0	+	÷		+	1	÷
Branch To Subroutine	BSA	80	5	2		Н	-		-		-	-		-	╁		N-V	+	:	:	:	•	•
Jump	JMP		-				-	SE	3	2	7E	3	3		-	-		_	-			•	•
Jump To Subroutine	JSR		-		90	5	2	AD	5	_	80	_	3	Н	-			-	•	•	•	•	•
No Operation	NOP								-		_	Ť	Ť	01	1	1	Advances Prog. Cntr.	1:	•	•	•	•	•
Return From Interrupt	RTI						-				2-23		H	38	10	,	Only	+		_		Ĺ	_
Return From Subroutine	ATS					3.0								39	5	,		•		•			-
Softwere Interrupt	SWI		-								-	1 12		3F	12	1		-	s		-		_
Wait for Interrupt*	WAI		1	-1		-			- 100		-		Н	3E	9	,		•	_		•	•	•
Sleep	SLP	-+	1	-		- 3			-	-	_	-	ч	14	4			+		:	•	:	•

(Note) *WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 14.



Table 14 Condition Code Register Manipulation Instructions

		Addres	singl	Aodes		C	andit	ion C	ode F	egest	81
Operations	Mnemonic	100	PLIE	D	Boolean Operation	5	4	3	2	1	0
Operacions		OP	-		St. 10000 1000	н	+	N	Z	٧	0
Clear Carry	CLC	OC.	1	1	0 → C	•	٠	•	•		A
Clear Interrupt Mask	CLI	OE.	1	1	0 - 1	•	A	•	•	•	
	CLV	OA.	1	1, 1	0 + V	•	•	•	•	A	
Clear Overflow	SEC	00	1,-	+, +	1 - C	•	•			•	5
Set Carry		_	+ :-	+:+-	1 - 1	- 1.	5				
Set Interrupt Mask	SEI	0F	1	· '			-	+-	-	1 -	+-
Set Overflow	SEV	06	1		1 → ∨				-	1.	1-
Accumulator A - CCR	TAP	06	1	1	A- CCR		,	T '	19 -		_
CCR - Accumulator A	TPA	07	1	1	CCR - A	•		•	•	•	Ŀ

LEGEND

- Operation Code (Hexadecimal) OP
- Number of MCU Cycles

Contents of memory location pointed by Stack Pointer

- Number of Program Bytes
- Arithmetic Plus
- **Arithmetic Minus**
- Boolean AND
- Boolean Inclusive OR
- Boolean Exclusive OR
- Complement of M
- Transfer into
- 0 Bit = Zero
- Byte = Zero

CONDITION CODE SYMBOLS

- Half-carry from bit 3 to bit 4
 - Interrupt mask
- Negative (sign bit)
- Zero (byte)
- Overflow, 2's complement
- Carry/Borrow from/to bit 7
- Reset Always
- Set Always
- Set if true after test or clear
- Not Affected
- (Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)
 - Test: Result = 10000000? (Bit V)
 - (Bit C) Test: Result \ 00000000?
 - Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set) (Bit C)
 - 3 Test: Operand = 10000000 prior to execution? (Bit V)
 - Test: Operand = 01111111 prior to execution? (5) (Bit V)
 - Test: Set equal to NO C = 1 after the execution of instructions (6) (Bit V)
 - Test: Result less than zero? (Bit 15=1) (7) (Bit N)
 - Load Condition Code Register from Stack. (8) (All Bit)
 - Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state, (Bit 1)
 - Set according to the contents of Accumulator A. 10 (All Bit)
 - Result of Multiplication Bit 7=17 (ACCB) (11) (Bit C)

Table 15 OP-Code Map

					× × ×	ACC	ACC		EXT		ACCA	or SP	W-1	1 - AMAR 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	ACCE	or X		3
COD	-				-	A		B		IMM	DIR	IND	EXT	IMM	DIR	IND	EXT]
-	-		1000	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1113	
1		0000	9001		3	4	5	6	1 ,		9	A	В	C	0	E	F	1
.0	\searrow			2	TSX		NEG			-			<u>s</u>	UB				T
1000	0		SBA	BRA	100000				MIM		-	-	C	MP				1
0001	1	NOP	CBA	BRN	INS									BC				1
0010	2			BHI	PULA		OIM					100		Ť	Af	DD	W 15	+
1100	3			BLS	PULB		сом				30	JBD		AND				
0100	4	LSAD		BCC	DES	LSR								_	- 100		+	
0101	5	ASLD		BCS	TXS		EIM							BIT .				+
0110	6	TAP	TAB	BNE	PSHA	ROR							DA	-		1 - 111	4	
0111	7	TPA	TBA	BEQ	PSHB	4	ASR					STA		STA				+
1000	•	INX	XGDX	BVC	PULX		- 7	ASL		EOR								4
1001	-	DEX	DAA	BVS	RTS		F	OL		ADC								4
1010	À	CLV	SLP	BPL	ABX			DEC				ORA						
1011	8	SEV	ABA	BMI	RTI	—		7	TIM	1	-5.000			DD				
_	<u> </u>	CLC	-	BGE	PSHX	-		INC	-	_	(PX	*		L	DD		
1100	c	1	/	BLT	MUL	+	TST		201000	BSR	1	JSR			i i	STD	0-020	
1101	0	SEC	/	-			JMP				os			1	DX			
1110	E	CLI	/	BGT	WAI			CLR	J	+ -	<u> </u>	STS		+ _		STX		7
1111	F	SEI		BLE	SWI	ļ. —	1	-	-	-	-		B	c	D	E	F	7
A VICTOR		0	1	2	3	4	5	6		1 1							4	ᆚ

UNDEFINED OF CODE

(1) HITACHI

Only each instructions of AIM, OIM, EIM, TIM

E CPU OPERATION

CPU Instruction Flow

When operating, the CPU fetches an instrution from a memory and executes the required function. This sequence starts with \overline{RES} cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while \overline{NMI} , $\overline{IRQ_1}$, $\overline{IRQ_2}$, IRQ_3 , \overline{HALT} and STBY control it. Fig. 29 gives the CPU mode transition and Fig. 30 the CPU system flow chart. Table 16 shows CPU operating states

and port states.

Operation at Each Instruction Cycle

Table 17 shows the operation at each instruction cycle. By the pipeline control of the HD6303Y, MULT, PUL, DAA and XGDX instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one—from op code fetch to the next instruction op code.




Figure 29 CPU Operation Mode Transition


Table 16 CPU Operation State and Port, Bus, Control Signal State

Port	Reset	STBY'3	HALT	Steep	
A ₀ ~ A ₇	н	T	т т	H	
Port 2	T	Т	Keep	Keep	
D ₀ ~ D ₇	T	т	7	T	
$D_0 - D_7$ $A_8 - A_{15}$	Н	Т	Ť	н	
Port 5	Т	Т	Keep	Keep	
Port 6	T	T	Keep	Keep	
Control Signal	•1	т	•2	*1	

[&]quot;1 RD, WR, R/W, LIR = H, BA = L

^{*2} RD, WR, R/W = T, LIR, BA = H

^{*3} E pin goes to high impedance state.



(HITACHI

Table 17 Cycle-by-Cycle Operation

	ss Mode & ructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MMEDIA	ATE			128 To 128 T			1200 12000		in the states to server
ADC	ADD	1	1	Op Code Address + 1	111	0	1	1	Operand Data
AND	BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP	EOR	2			0.000	10.75		N-7.	
LDA	ORA				J				
SBC	SUB			20			l i		
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD	LDS	3	2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address + 3	. 1	0	1	0	Next Op Code
DIRECT									985 (m)
ADC	ADD		1	Op Code Address + 1	1117	0	1 1		Address of Operand (LSE
AND	BIT		2	Address of Operand	1 ;	o	i	i	Operand Data
CMP	EOR	3	3	Op Code Address + 2	1 1	ō	1	ò	Next Op Code
LDA	ORA			on the community of the tripping of tripping of the tripping of tripping o		•	.		TOTAL OF CODE
SBC	SUB								
STA			1	Op Code Address + 1	1	0	1	1	Destination Address
		3	2	Destination Address	0	1	0	i	Accumulator Data
			3	Op Code Address + 2	1	0	1	o	Next Op Code
ADDD	CPX		1	Op Code Address + 1	1	0	1	1	Address of Operand (LSE
LDD	LDS	4	2	Address of Operand	1	0	1	i	Operand Data (MSB)
LDX	SUBD	•	3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address + 2	1 1	0	1	0	Next Op Code
STD	STS		1	Op Code Address + 1	1	0	1	1	Destination Address (LSB
STX	ă.	4	2	Destination Address	0	1	0	1 1	Register Data (MSB)
	9	7	3	Destination Address + 1	0	1	0	1	Register Data (LSB)
			4	Op Code Address + 2	1	0	1	0	Next Op Code
JSR			1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1 1	1	1	1	Restart Address (LSB)
)	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM			1	Op Code Address + 1	1	0	1	1	Immediate Data
		4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
	1	1	3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM	EIM		1	Op Code Address + 1	,	ō	1	1	Immediate Data
OIM		8	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		6	3	Address of Operand	1 1	0	1	1	Operand Data
	l		4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)



Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
IDEXED								
JMP	Trail or	1	Op Code Address + 1	1	0	1	1	Offset
JMI	3	2	FFFF	1	. 1	1	1	Restart Address (LSB)
		3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC ADD	+	1	Op Code Address + 1	1	0	1	1	Offset
AND BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP EOR		3	IX + Offset	1	0	1	1	Operand Data
LDA ORA	4	4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC SUB	1							1
TST								
STA		1	Op Code Address + 1	77	0	1	1	Offset
•		2	FFFF	1	1	1	1	Restart Address (LSB)
	4	3	IX + Offset	0	1	0	1	Accumulator Data
	A .	4	Op Code Address + 2	_1_	0	1	0	Next Op Code
ADDD		1	Op Code Address + 1	7	0	1	1	Offset
CPX LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS LDX	5	3	IX + Offset	1	0	1	1	Operand Data (MSB)
SUBD		4	IX+Offset+1	1	0	1	1 1	Operand Data (LSB)
	7	5	Op Code Address + 2	1	0	1	0	Next Op Code
STD STS	100	1	Op Code Address + 1	1	0	!	!	Offset
STX		2	FFFF	1	1	1	1 !	Restart Address (LSB)
	5	3	IX+Offset	0	!	0	1	Register Data (MSB)
	Ŋ.	4	IX+Offset+1	0	1 1	0	1	Register Data (LSB)
		5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR		1	Op Code Address + 1	1	0	1	1 1	Offset Restart Address (LSB)
		2	FFFF	1 1	1	1	1	Return Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (MSB)
		4	Stack Pointer - 1	0	1	0	10	First Subroutine Op Code
		5	IX + Offset	→ !-	0	+ ;-	1	Offset
ASL ASR	1000100	1	Op Code Address + 1	1 1	1	1 ;	1 1	Restart Address (LSB)
COM DEC		2	FFFF	1	6	1	i	Operand Data
INÇ LSR	6	3	IX + Offset	1	1 1	1 ;	i	Restart Address (LSB)
NEG ROL	1 25	4	FFFF	ò	1	6	i	New Operand Data
ROR	1	5	IX+Offset	1	0	1	o	Next Op Code
		6	OP Code Address + 2	++	ŏ	+ 1	+ <u>-</u>	Immediate Data
TIM		1	Op Code Address + 2	1	0	1	1	Offset
		2	FFFF	1	Ĭ	1	1	Restart Address (LSB)
	5	4	IX+Offset		ò	1	1	Operand Data
		5	Op Code Address + 3	1	0	1	0	Next Op Code
		1	Op Code Address + 1		10	1	1	Offset
CLR		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	IX+Offset	1	0	1	1	Operand Data
	5	4	IX+Offset	0	1	0	1	00
		5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM EIM	-	1 1	Op Code Address + 1	1	0	11	1	Immediate Data
OIM EIM		2	Op Code Address + 2	1	0	1	1	Offset
CHAI	- 1	3	FFFF	1	1	1	1	Restart Address (LSB)
	7	4	IX + Offset	1	0	1	1	Operand Data
		5	FFFF	1	1	1	1	Restart Address (LSB)
		6	IX + Offset	0	1	0	1	New Operand Data
	S .	7	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)

OHITACHI

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
XTEND								
JMP	1	1	Op Code Address + 1	11	0	1	1	Jump Address (MSB)
	3	2	Op Code Address + 2	1 1	0	1	1	Jump Address (LSB)
man to the street		3	Jump Address	1 1	0	,	0	Next Op Code
ADC ADD TST		1	Op Code Address + 1	1	0	1	1	Address of Operand (MS
AND BIT	4	2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB
CMP EOR	35	3	Address of Operand	1	0	1	1	Operand Data
LDA ORA		4	Op Code Address + 3	1 1	0	1	0	Next Op Code
SBC SUB								10
STA		1	Op Code Address + 1	1	0	1	1	Destination Address (MSI
	4	2	Op Code Address + 2	1	0	1	1	Destination Address (LSB
	"	3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
ADDD	0.00	1	Op Code Address + 1	1	0	1	1	Address of Operand (MSE
CPX LDD		2	Op Code Address + 2	1 1	0	1	1	Address of Operand (LSB
LDS LDX	5	3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD		4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
	is a second	5	Op Code Address + 3	1	0	1	0	Next Op Code
STD STS		1	Op Code Address + 1	1	ō	1	1	Destination Address (MSE
STX		2	Op Code Address + 2	1 1	0	1	1	Destination Address (LSB)
	5	3	Destination Address	0	1	0	,	Register Data (MSB)
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address + 3	1	0	1	0	Next Op Code
JSR		3	Op Code Address + 1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address + 2	1	0	1	1	Jump Address (LSB)
	6	3	FFFF	1	1	1	1 [Restart Address (LSB)
	•	4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR		,	Op Code Address + 1	1	0	1	1 1	Address of Operand (MSB
COM DEC		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
INC LSR	6	3	Address of Operand	1	0	1	1	Operand Data
NEG ROL	"	4	FFFF	1	1	1	9	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		1	Op Code Address + 1	1	0	1	1	Address of Operand (MSB
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
	5	3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address + 3	1 1	0	,	0	Next Op Code

(Continued)



	s Mode &	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
				1988					
MPLIED						0		0	Next Op Code
ABA	ABX		1	Op Code Address + 1		U	1	U	West of coor
ASL	ASLD		. '		8				
ASR	CBA				Ī				
CLC	CLI	1			1		. 1		
CLR	CLV	1						Į.	
COM	DEC	1						1	
DES	DEX	1	1			1 8			
INC	INS	N 66							
INX	LSR	1	V 19						
LSRD	ROL				T T	100			## F
ROR	NOP					[
SBA	SEC		1						
SEI	SEV	1							-6
TAB	TAP				1			t l	
TBA	TPA		1	1					
TST	TSX						1		
TXS		0.000					ļ		Next Op Code
DAA	XGDX	2	1	Op Code Address + 1	1	0	1	0	
		-	2	FFFF	1	1	1 1	1	Restart Address (LSB)
PULA	PULB	3	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	111	0	1	1	Data from Stack
PSHA	PSHB	1	1	Op Code Address + 1	1	0	1	1	Next Op Code
	4	1	2	FFFF	1	1	1	1	Restart Address (LSB)
		7	3	Stack Pointer	0	1	0	1	Accumulator Data
		İ	4	Op Code Address + 1	1	0	1	0	Next Op Code
PULX			1	Op Code Address + 1	1	0	1	0	Next Op Code
		4	2	FFFF	1	1 1	1	1	Restart Address (LSB)
		1	3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX			1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	,	1	1	Restart Address (LSB)
		5	3	Stack Pointer	0	1	0	1	Index Register (LSB)
		3	4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
		1	5	Op Code Address + 1	1_1_	0	1.	0	Next Op Code
RTS			1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		5	3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
		85	4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	1 1	0	First Op Code of Return Routi
MUL			1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
		Dis.	3	FFFF	1	1	1	1	Restart Address (LSB)
		7	4	FFFF	1	1	1	1	Restart Address (LSB)
		6.0	5	FFFF	1	1	1 1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)

(Continued)

OHITACHI


Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
MPLIED			348	*	78-2		d'ossemble e	
WAI	1 27	1	Op Code Address + 1	1 1	0	1 1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	9	5	Stack Pointer - 2	0	1	ō	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	o	1	ō	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	o	1	0	,	Conditional Code Register
RTI	1000	1	Op Code Address + 1	1 1	0	1	1	Next Op Code
		2	FFFF	1 i	1	1	,	Restart Address (LSB)
		3	Stack Pointer + 1	i	0	1	i	Conditional Code Register
	. 1	4	Stack Pointer + 2	1 1	ō	i	i	Accumulator B
		5	Stack Pointer + 3	1 ;	ō	i	i	Accumulator A
	10	6	Stack Pointer + 4	1 1	0	i	•	Index Register (MSB)
		7	Stack Pointer + 5	1 1	o	1	i	Index Register (LSB)
	300	8	Stack Pointer + 6	1 1	o	i	i	Return Address (MSB)
		9	Stack Pointer + 7	1 1	o	1	i	Return Address (MSB)
		10	Return Address	1 1	o	i	ò	First Op Code of Return Routi
SWI	-	1	Op Code Address + 1	- -	0	1	1	
		2	FFFF	1 1	1	1	i	Next Op Code
		3	Stack Pointer	o	1	ò	1	Restart Address (LSB)
		4	Stack Pointer - 1	0	1	0	j	Return Address (LSB)
		5	Stack Pointer - 2	0	'n	0	1	Return Address (MSB)
		6	Stack Pointer - 2	0	,	375		Index Register (LSB)
	12	7	Stack Pointer - 4		1	0	1	Index Register (MSB)
	i i	8	- 1.T.1.T. 1.1.1.1.T.T.T.T 1.1.1.	0	1	0	1	Accumulator A
		9	Stack Pointer - 5	0		0	1	Accumulator B
	1	10	Stack Pointer - 6	0	1	0	1	Conditional Code Register
	1	11	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB
		12	Vector Address FFFB	1 1	0	1	1	Address of SWI Routine (LSB)
SLP	-	1	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
atr		2	Op Code Address + 1 FFFF	1	0	!	1	Next Op Code
		Ť	rrr		1]	1	1	Restart Address (LSB)
	į.				1 1	1	* 1	
	4	Sleep					i	1
				1 1				250
	1 8	1	crrr		•	•	•	
		3	FFFF	1	1 1	1	1	Restart Address (LSB)
		4	Op Code Address + 1	1	0	1	0	Next Op Code
BCC BCS		1 1	On Code Add	· · · · ·				
BEQ BGE	3	2	Op Code Address + 1 FFFF	1	0	1	1	Branch Offset
BGT BHI	3	1 22		1 1	1	1	1	Restart Address (LSB)
BLE BLS	3	3	. HUNGERSON AND STREET	1	0	1	0	First Op Code of Branch Route
BLT BMT	9.0		Op Code Address + 1 - Test = "0"		3000		-	Next Op Code
BNE BPL					1	1		
BRA BRN		1		i v				
BVC BVS				1	1			
BSR BVS			~~.					
nog	1	1	Op Code Address + 1	1	0	1	1	Offset
	. !	2	FFFF	1	1	1	1	Restart Address (LSB)
	5	3	Stack Pointer	0	1	0	1	Return Address (LSB)
	3	4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
	K (4)	5	Branch Address	1 .	0	1	0	First Op Code of Subroutine

(1) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

WARNING CONCERNING THE BOARD DESIGN OF OSCILLATION CIRCUIT

When designing a board, note that crosstalk may disturb the normal oscillation if signal lines are placed near the oscillation circuit as shown in Figure 31. Place the crystal and C_L as close to the HD6303Y as possible.



Do not use this kind of printed-circuit board design.

Figure 31 Warning concerning board design of oscillation circuit




Figure 32 Example of Oscillation Circuits in Board Design


. RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303Y is shown in Table 18.

Note: SCI = Serial Communication Interface

Table 18

	Bit distortion tolerance (t-to) /to	Character distortion tolerance (T-To) /To		
HD6303Y	±43.7%	±4.37%		



(HITACHI

■ WARNING CONCERNING WAI INSTRUCTION

If the HALT signal is accepted by the MCU while the WAI instruction is executing, the CPU will not operate correctly after HALT mode is canceled.

WAI is a instruction which waits for an interrupt. The corresponding interrupt routine is executed after an interrupt occurs.

However, during the execution of the WAI instruction, HALT input makes the CPU malfunction and fetch an abnormal interrupt vectoring address.

In HALT mode, the CPU operates correctly without the WAI instruction, and WAI is executed correctly without HALT input. Therefore, if HALT input is necessary, make interrupts wait during the loop routine, as shown in Figure 33.

■ WRITE-ONLY REGISTER

When the CPU reads a write-only register, the read data is always \$FF, regardless of the value in the write-only register. Therefore, be careful of the results of instructions which read write-only register and perform an arithmetic or logical operation on its contents, such as AIM, ADD, or ROL, is executed, because the arithmetic or logical operation is always done with the data \$FF. In particulars, don't use the AIM, OIM or EIM instruction to manipulate the DDR bit of PORT.

WARNING CONCERNING POWER START-UP

RES must be held low for at least 20 ms when the power starts up. In this case, the internal reset function is not effective until the oscillation begins at power-on. The RES signal is input to the LSI in synchronism with the internal clock ϕ (shown in Figure 35.)

Therefore, after power starts up, the LSI conditions such as its I/O ports and operating mode, are unstable. Fix the level of I/O ports by means of an external circuit to determine the level for system operation during the oscillator stabilization time.




Figure 33 MAC function during WAI




Figure 34 Program to wait for interrupt




Figure 35 RES circuit

OHITACHI